April 2004

# FAIRCHILD

SEMICONDUCTOR®

# **RMPA2451**

## 2.4–2.5 GHz GaAs MMIC Power Amplifier

#### **General Description**

Fairchild Semiconductor's RMPA2451 is a partially matched monolithic power amplifier in a surface mount package for use in wireless applications in the 2.4 to 2.5 GHz ISM frequency band. The amplifier may be biased for linear, class AB or class F for high efficiency applications. External matching components are required to optimize the RF performance. The MMIC chip design utilizes our 0.25µm power Pseudomorphic High Electron Mobility (PHEMT) process.

#### Features

- 38% power added efficiency
- 29dBm typical output power
- Small package outline: 0.28" x 0.28" x 0.07"
- Low power mode: 0 dBm



## **Absolute Ratings**

Symbol	Parameter	Min	Max	Units
Vd1, Vd2	Positive Drain DC Voltage	0	+8	V
Vg1, Vg2	Negative Gate DC Voltage	-5	0	V
Vd–Vg	Simultaneous Drain to Gate Voltage		+10	V
P <sub>IN</sub>	RF Input Power (from 50Ω source)		+10	dBm
ld1	Drain Current, First Stage		75	mA
ld2	Drain Current, Second Stage		525	mA
lg	Gate Current		5	mA
T <sub>C</sub>	Channel Temperature		175	°C
T <sub>CASE</sub>	Operating Case Temperature	-40	85	°C
T <sub>STG</sub>	Storage Temperature Range	-40	125	°C
R <sub>JC</sub>	Thermal Resistance (Channel to Case)		33	°C/W

©2004 Fairchild Semiconductor Corporation

# **Electrical Characteristics**<sup>1</sup>

Parameter	Min	Тур	Max	Units
Frequency Range	2400		2500	MHz
Gain <sup>1</sup>	28.5	33		dB
Output Power, P1dB <sup>1</sup>	27	29		dBm
Power Added Efficiency		38		%
3rd order Intermod. Product <sup>2</sup>		-35	-27	dBc
Drain Current (Id1 + Id2)		430		mA
Gate Current (Ig1 + Ig2)			5	mA
Input Return Loss (50W)		2:1		dB
Low Power Mode, Pout <sup>3</sup>	0			dBm

Notes:
Production Testing includes Gain, Output Power at1-dB gain compression (P1dB) and Input Return Loss at Vd1 = Vd2 = +5.0; Vg1, Vg2 = -0.5V (nominal), adjust Vg1 and Vg2 to get Idq1 = 60mA, Idq2 = 340mA and at F = 2.45GHz, at 25°C.
Two tone 3rd order Output Intermodulation products (IM3) are measured with total output power level of 25dBm (tone spacing is 1MHz).
Vg1, Vg2 tied together. Vd = 5V until Idq total = 45 mA, Pin = -10dBm.

Other Parameters are guaranteed by Design Validation Testing (DVT)

# RMPA2451

## **Application Information**

#### CAUTION: THIS IS AN ESD SENSITIVE DEVICE.


The following describes the procedure for evaluating the RMPA2451, a partially-matched PHEMT monolithic power amplifier which has been designed for wireless applications in the 2.4 - 2.5 GHz ISM band, in a surface mount package. The package outline, along with the pin designations, is provided as Figure 1. The functional block diagram of the packaged product is provided as Figure 2.

It should be noted that the RMPA2451 requires the use of external passive components to form the DC bias and RF output matching circuits. The schematic for a recommended DC bias / RF matching circuit is shown in Figure 3, along with a list of the appropriate components. Figure 4 illustrates the layout of an evaluation board based on this schematic (RMPA2451-TB).

Figures 5 and 6 illustrate typical device performance. This data for various operating parameters was obtained across the design bandwidth over a range of temperatures.

Figure 5 shows the variation in Gain and P1dB with temperature and operating frequency.

Figure 6 shows the 3rd-order intermodulation product measured at different total output power levels.



©2004 Fairchild Semiconductor Corporation

**RMPA2451** 




Figure 2. Functional Block Diagram

### Test Procedure for the Evaluation Board (RMPA2451-TB)

It is important that the following points be noted prior to testing; Pin designations are as shown in Figure 2 and 4.

- V<sub>gg1</sub> and V<sub>gg2</sub> are the negative Gate bias voltages applied at the pins of the evaluation test board.
- V<sub>dd1</sub> and V<sub>dd2</sub> are the positive Drain bias voltages applied at the pins of the evaluation test board.
- V<sub>g1</sub> and V<sub>g2</sub> are the negative Gate bias voltages applied at the pins of the package.
- V<sub>d1</sub> and V<sub>d2</sub> are the positive Drain bias voltages applied at the pins of the package.

#### CAUTION: LOSS OF GATE VOLTAGES (VG1, VG2) WHILE DRAIN VOLTAGES (VD1, VD2) ARE PRESENT MAY DAMAGE THE AMPLIFIER.

The following sequence of procedures must be followed to properly test the amplifier:

Step 1: Turn the RF power OFF.

**Step 2:** Use the GND terminals of the evaluation board for the ground of the DC supplies.

Step 3: Apply a nominal voltage of approximately - 3.0V to both  $V_{aa1}$  and  $V_{aa2}$  terminals.


**Step 4:** Apply a nominal voltage of +5.0V to the V<sub>dd</sub> terminals. Adjust V<sub>gg2</sub> to provide a second stage quiescent Drain current, I<sub>dd2</sub>, of 340 mA. Adjust V<sub>gg1</sub> to give a first stage quiescent Drain current, I<sub>d1</sub> of 60mA.

**Step 5:** Apply an RF signal within the ISM frequency range (2.4 - 2.5 GHz) at an initial input power level of -10 dBm.


**Step 6:** To perform intermodulation product measurements, a second RF signal generator with a frequency difference of 1 MHz is required, along with an appropriate power combiner. The test configuration should allow this additional generator to provide the same input power level as the first generator into the device. Intermodulation readings may then be made at the required total output power levels.

Step 7: To operate at lower quiescent Drain currents, increase the magnitudes of V<sub>gg1</sub> and V<sub>gg2</sub> as required, alternatively to operate at higher quiescent Drain currents, the magnitudes of V<sub>gg1</sub> and V<sub>gg2</sub> should be decreased accordingly.

**Step 8:** When turning the amplifier OFF, the power-up sequence should be reversed.



RMPA2451 Rev. B



©2004 Fairchild Semiconductor Corporation

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ImpliedDisconnect <sup>™</sup>	PACMAN™	SPM™
ActiveArray™	FAST®	ISOPLANAR™	POP™	Stealth™
Bottomless™	FASTr™	LittleFET™	Power247™	SuperFET™
CoolFET™	FPS™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CROSSVOLT™	FRFET™	MicroFET™	PowerTrench <sup>®</sup>	SuperSOT™-6
DOME™	GlobalOptoisolator™	MicroPak™	QFET <sup>®</sup>	SuperSOT™-8
EcoSPARK™	GTO™	MICROWIRE™	QS™	SyncFET™
E²CMOS™	HiSeC™	MSX™	QT Optoelectronics™	TinyLogic®
EnSigna™	I <sup>2</sup> C™	MSXPro™	Quiet Series™	TINYOPTO™
FACT™	<i>i-Lo</i> ™	OCX™	RapidConfigure™	TruTranslation™
Across the boar	d. Around the world.™	OCXPro™	RapidConnect™	UHC™
The Power Franchise <sup>®</sup>		OPTOLOGIC <sup>®</sup>	SILENT SWITCHER <sup>®</sup>	UltraFET®
Programmable Active Droop™		OPTOPLANAR™	SMART START™	VCX™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.